Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Define threshold voltage?

Answer Posted / meenakshi chawla

threshold voltage is dat minimum voltage to create a strong inversion layer and it is positive value for nmos and negative for pmos.

Is This Answer Correct ?    1 Yes 2 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What are the different measures that are required to achieve the design for better yield?

1218


Draw the stick diagram of a NOR gate. Optimize it

1293


Explain what is Verilog?

1113


why is the number of gate inputs to CMOS gates usually limited to four?

1345


Explain sizing of the inverter?

4427


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

2676


What is the purpose of having depletion mode device?

1053


Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1114


Explain about 6-T XOR gate?

1283


Explain how binary number can give a signal or convert into a digital signal?

1127


Explain the Various steps in Synthesis?

3281


Give the cross-sectional diagram of the cmos.

1000


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1457


Are you familiar with the term MESI?

2743


Implement a 2 I/P and gate using Tran gates?

4010