What happens to delay if you increase load capacitance?
- 3 Answers
- 18030 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / arpan
If load capacitance is increased then time require to charge
the capacitance increases, so the rise time increases which
in turn increases the delay.
| Is This Answer Correct ? | 7 Yes | 1 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Explain Cross section of a PMOS transistor?
Explain Basic Stuff related to Perl?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What are the different gates where boolean logic are applicable?
Mention what are the two types of procedural blocks in Verilog?
what is SCR (Silicon Controlled Rectifier)?
Give the cross-sectional diagram of the cmos.
Draw a CMOS Inverter. Explain its transfer characteristics
Explain Cross section of an NMOS transistor?
what is multiplexer?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
