Interested to Buy Any Domain ? << Click Here >> for more details...
Implement an Inverter using a single transistor?
- 4 Answers
- 13130 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / harshgandhi126
A single transistor itself is an inverter.Connect resistor
and +Vcc to collecot and Gnd to Emmiter. After that give an
input to Base terminal and take output between Collector
and Ground.
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
what is the difference between the TTL chips and CMOS chips?
How binary number can give a signal or convert into a digital signal?
Explain CMOS Inverter transfer characteristics?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What happens if we delay the enabling of Clock signal?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain the working of 4-bit Up/down Counter?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain what is the use of defpararm?
Tell me how MOSFET works.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
