WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
- 5 Answers
- 24660 Views
- Intel, Wipro, I also Faced
- E-Mail Answers
Answer Posted / katakam
verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.
| Is This Answer Correct ? | 3 Yes | 3 No |
Post New Answer View All Answers
what is the difference between the TTL chips and CMOS chips?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Mention what are the two types of procedural blocks in Verilog?
Explain what is Verilog?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Are you familiar with the term MESI?
Explain the three regions of operation of a mosfet.
Give various factors on which threshold voltage depends.
Differences between IRSIM and SPICE?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Basic Stuff related to Perl?
Draw the SRAM Write Circuitry
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
