Design a circuit to detect when 3 and only 3 bits are set
out of 8 bits.(eg. o0101100)
Answer Posted / kalyanpa
for serially arriving stream:
use a 2 bit accumulator( S1 and S2) with outputs O1 and O2.
Final Output will be Y = ~O1 . O2
For parallel,
use combinational logic , probably priority encoder to
reduce delay.
| Is This Answer Correct ? | 0 Yes | 2 No |
Post New Answer View All Answers
Do you know what is the use of volatile keyword?
What do you mean by interrupt latency?
Tell me what is interrupt latency? How can you reduce it?
Explain what is embedded system in a computer system?
Tell me what is the purpose of using critical sections?
Explain the concept of separation of concerns?
Tell me which parameters decide the size of data type for a processor?
What are the qualifiers in c?
Explain me what is spin lock?
Tell me what are the functional requirements that are used in the embedded systems?
What are the 4 types of inheritance relationship?
How to implement a fourth order butter worth lp filter at 1 khz if sampling freuency is 8 khz?
Please explain what is interrupt latency? How can you reduce it?
What are the uses of the keyword static?
What are the components of embedded system?