What is Noise Margin? Explain the procedure to determine
Noise Margin?
- 4 Answers
- 32335 Views
- Amkor, Cisco, Infosys, Intel, I also Faced
- E-Mail Answers
Answer Posted / shubham sharma
"noise margine is the max. voltage that can be added to the
logic gate input which will not affect the output."
voh>vih>vil>vol
vil=0,vol=0.
vih=1,voh=1.
| Is This Answer Correct ? | 11 Yes | 4 No |
Post New Answer View All Answers
What is the function of tie-high and tie-low cells?
Explain the working of 4-bit Up/down Counter?
Explain what is scr (silicon controlled rectifier)?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Explain sizing of the inverter?
What transistor level design tools are you proficient with? What types of designs were they used on?
What does it mean “the channel is pinched off”?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
why is the number of gate inputs to CMOS gates usually limited to four?
Why does the present vlsi circuits use mosfets instead of bjts?
What are the steps involved in preventing the metastability?
What are the different gates where boolean logic are applicable?
Explain CMOS Inverter transfer characteristics?
