Answer Posted / shubham sharma

"noise margine is the max. voltage that can be added to the
logic gate input which will not affect the output."
voh>vih>vil>vol

vil=0,vol=0.
vih=1,voh=1.

What does the above code synthesize to?

2616

---

How about voltage source?

2277

---

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1349

---

Differences between IRSIM and SPICE?

5445

---

Draw the Layout of an Inverter?

2508

---

What was your role in the silicon evaluation or product ramp? What tools did you use?

2336

---

Explain the Charge Sharing problem while sampling data from a Bus?

4744

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1259

---

Explain the operation considering a two processor computer system with a cache for each processor.

2861

---

Implement a 2 I/P and gate using Tran gates?

4017

---

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

2676

---

why is the number of gate inputs to CMOS gates usually limited to four?

1348

---

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1198

---

Give various factors on which threshold voltage depends.

1312

---

What is Noise Margin? Explain the procedure to determine Noise Margin?

2465

---