Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is Noise Margin? Explain the procedure to determine
Noise Margin?

Answer Posted / shubham sharma

"noise margine is the max. voltage that can be added to the
logic gate input which will not affect the output."
voh>vih>vil>vol

vil=0,vol=0.
vih=1,voh=1.

Is This Answer Correct ?    11 Yes 4 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Basic Stuff related to Perl?

2868


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

2721


Explain what is the use of defpararm?

1195


Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

3424


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1517


How does a Bandgap Voltage reference work?

3971


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1505


What is the ideal input and output resistance of a current source?

3062


Why does the present vlsi circuits use mosfets instead of bjts?

1373


What are the steps required to solve setup and hold violations in vlsi?

1138


What is the difference between synchronous and asynchronous reset?

1145


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1298


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2492


What types of CMOS memories have you designed? What were their size? Speed?

4704


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3182