Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 28163 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / shalini
yes it is vlsi+Hdl
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What does the above code synthesize to?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What types of CMOS memories have you designed? What were their size? Speed?
What types of high speed CMOS circuits have you designed?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Draw the stick diagram of a NOR gate. Optimize it
What is threshold voltage?
