WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
Answer Posted / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
| Is This Answer Correct ? | 22 Yes | 2 No |
Post New Answer View All Answers
What is the difference between cmos and bipolar technologies?
Explain the working of Insights of an inverter ?
How does Vbe and Ic change with temperature?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What is Body Effect?
What are the different design techniques required to create a layout for digital circuits?
Explain about 6-T XOR gate?
Explain how logical gates are controlled by Boolean logic?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain sizing of the inverter?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What are the Advantages and disadvantages of Mealy and Moore?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain what is the use of defpararm?
What transistor level design tools are you proficient with? What types of designs were they used on?