Interested to Buy Any Domain ? << Click Here >> for more details...
WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
- 5 Answers
- 26785 Views
- Intel, Wipro, I also Faced
- E-Mail Answers
Answer Posted / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
| Is This Answer Correct ? | 22 Yes | 2 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What is the function of tie-high and tie-low cells?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
why is the number of gate inputs to CMOS gates usually limited to four?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What is the critical path in a SRAM?
Working of a 2-stage OPAMP?
Explain what is scr (silicon controlled rectifier)?
Explain what is multiplexer?
Insights of a 4bit adder/Sub Circuit?
Write a VLSI program that implements a toll booth controller?
what is verilog?
Explain what is slack?
What are the steps involved in designing an optimal pad ring?
