WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?

Answer Posted / bhanu kiran kumar

verification is to verify functionality of the design where as testing is to find manufacturing faults.

Is This Answer Correct ?    22 Yes 2 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is the critical path in a SRAM?

2940


Draw the SRAM Write Circuitry

950


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2620


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2294


Insights of a 4bit adder/Sub Circuit?

3108


Explain what is the depletion region?

879


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3657


Explain how binary number can give a signal or convert into a digital signal?

913


Why does the present vlsi circuits use mosfets instead of bjts?

1017


How can you construct both PMOS and NMOS on a single substrate?

4762


Explain what is the use of defpararm?

926


Give various factors on which threshold voltage depends.

1047


Are you familiar with the term snooping?

3207


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1342


How does Vbe and Ic change with temperature?

3260