WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
- 5 Answers
- 24665 Views
- Intel, Wipro, I also Faced
- E-Mail Answers
Answer Posted / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
| Is This Answer Correct ? | 22 Yes | 2 No |
Post New Answer View All Answers
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What are the steps involved in designing an optimal pad ring?
Explain what is slack?
Explain the operation of a 6T-SRAM cell?
How logical gates are controlled by boolean logic?
What are the different classification of the timing control?
Give various factors on which threshold voltage depends.
What is the main function of metastability in vsdl?
Explain how Verilog is different to normal programming language?
Tell me how MOSFET works.
Explain depletion region.
What are the steps involved in preventing the metastability?
Design an 8 is to 3 encoder using 4 is to encoder?
Draw the Layout of an Inverter?
