WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
Answer Posted / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
Is This Answer Correct ? | 22 Yes | 2 No |
Post New Answer View All Answers
What products have you designed which have entered high volume production?
What's the price in 1K quantity?
what is a sequential circuit?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What happens if we delay the enabling of Clock signal?
What is the main function of metastability in vsdl?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain the Charge Sharing problem while sampling data from a Bus?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain Cross section of a PMOS transistor?
Explain the Working of a 2-stage OPAMP?