Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

If not into production, how far did you follow the design
and why did not you see it into production?

Answer Posted / anm

Design is a general term,applicable in every field of
engineering.however production is termed as to follow up
the steps after design to make product available in the
market.

Is This Answer Correct ?    3 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain Cross section of an NMOS transistor?

980


what is a sequential circuit?

1092


Write a VLSI program that implements a toll booth controller?

3939


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3822


What is look up table in vlsi?

942


what is the use of defpararm?

1102


What are the Factors affecting Power Consumption on a chip?

1228


What are the different ways in which antenna violation can be prevented?

1070


What are the Advantages and disadvantages of Mealy and Moore?

1195


Differences between Array and Booth Multipliers?

4016


What is Body Effect?

2466


What are the changes that are provided to meet design power targets?

1052


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1246


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2836


How can you model a SRAM at RTL Level?

5686