Are you familiar with VHDL and/or Verilog?
Answer Posted / charan
no im familiar with verilog/vhdl because knowledge is
enormous and we cant stop the journey here so i wont agree
for this reason
Is This Answer Correct ? | 2 Yes | 2 No |
Post New Answer View All Answers
What is the difference between cmos and bipolar technologies?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
How can you construct both PMOS and NMOS on a single substrate?
What is Body Effect?
Explain the operation of a 6T-SRAM cell?
Draw a CMOS Inverter. Explain its transfer characteristics
Draw the Layout of an Inverter?
What is the function of enhancement mode transistor?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Explain various adders and difference between them?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain the Charge Sharing problem while sampling data from a Bus?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.