Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 27485 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / charan
no im familiar with verilog/vhdl because knowledge is
enormous and we cant stop the journey here so i wont agree
for this reason
| Is This Answer Correct ? | 2 Yes | 2 No |
Post New Answer View All Answers
what is multiplexer?
What is Body Effect?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What are the Advantages and disadvantages of Mealy and Moore?
Cross section of a PMOS transistor?
Explain what is the depletion region?
Explain CMOS Inverter transfer characteristics?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Are you familiar with the term snooping?
What is the difference between the mealy and moore state machine?
Explain why is the number of gate inputs to cmos gates usually limited to four?
