Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Define threshold voltage?

Answer Posted / manikandan

The minimum voltage required to have the conduction between
drain and source.when the vgs=vth(threshold voltage)only
conduction chanel is formed and conduction takes place.when
its more than vth conduction between drain and source takes
place

Is This Answer Correct ?    44 Yes 13 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3821


Explain what is slack?

1015


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1014


Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

1310


Explain sizing of the inverter?

4369


What are the changes that are provided to meet design power targets?

1052


Are you familiar with the term MESI?

2637


What are the different ways in which antenna violation can be prevented?

1070


Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1059


What are the main issues associated with multiprocessor caches and how might you solve them?

2162


Give the cross-sectional diagram of the cmos.

942


Explain the working of 4-bit Up/down Counter?

4393


Mention what are the two types of procedural blocks in Verilog?

1215


Explain how logical gates are controlled by Boolean logic?

1125


what are three regions of operation of MOSFET and how are they used?

1186