Answer Posted / hps

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;

architecture a of gh_DFF is
begin

process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D; // The latch should_not be included
// ie:- instead of D ; D should used
end if;
end process;

end a;

Explain the working of Insights of a pass gate ?

1176

---

Describe the various effects of scaling?

4752

---

Draw the SRAM Write Circuitry

1150

---

Draw the Layout of an Inverter?

2451

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2404

---

In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

1162

---

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1096

---

What are the changes that are provided to meet design power targets?

1066

---

Explain the Various steps in Synthesis?

3237

---

Write a program to explain the comparator?

1101

---

What are the different design constraints occur in the synthesis phase?

1071

---

what is multiplexer?

1110

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1159

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

3275

---

what is the difference between the TTL chips and CMOS chips?

1081

---