Answer Posted / hps

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;

architecture a of gh_DFF is
begin

process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D; // The latch should_not be included
// ie:- instead of D ; D should used
end if;
end process;

end a;

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2492

---

How binary number can give a signal or convert into a digital signal?

1311

---

How to improve these parameters? (Cascode topology, use long channel transistors)

2235

---

How logical gates are controlled by boolean logic?

1117

---

What is Noise Margin? Explain the procedure to determine Noise Margin?

2515

---

What is the ideal input and output resistance of a current source?

3062

---

What is the function of enhancement mode transistor?

1176

---

Draw a 6-T SRAM Cell and explain the Read and Write operations

1337

---

How can you construct both PMOS and NMOS on a single substrate?

5037

---

Explain various adders and difference between them?

1267

---

Tell me how MOSFET works.

2478

---

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1621

---

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

1410

---

Explain what is Verilog?

1156

---

Explain the working of 4-bit Up/down Counter?

4489

---