Are you familiar with VHDL and/or Verilog?
Answer Posted / zameer
ya...vhdl is very high speep integrated circuit hardware
description language and verilog is verify logic hardware
description lang.
| Is This Answer Correct ? | 4 Yes | 0 No |
Post New Answer View All Answers
What transistor level design tools are you proficient with? What types of designs were they used on?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Explain CMOS Inverter transfer characteristics?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is the difference between nmos and pmos technologies?
What are the different design constraints occur in the synthesis phase?
what is a sequential circuit?
Explain what is slack?
What is the ideal input and output resistance of a current source?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
How can you construct both PMOS and NMOS on a single substrate?
what is the use of defpararm?