Are you familiar with VHDL and/or Verilog?
Answer Posted / zameer
ya...vhdl is very high speep integrated circuit hardware
description language and verilog is verify logic hardware
description lang.
| Is This Answer Correct ? | 4 Yes | 0 No |
Post New Answer View All Answers
What is the purpose of having depletion mode device?
Are you familiar with the term snooping?
What are the steps involved in preventing the metastability?
What happens if we delay the enabling of Clock signal?
What are the Advantages and disadvantages of Mealy and Moore?
Explain how Verilog is different to normal programming language?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What products have you designed which have entered high volume production?
Explain how MOSFET works?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is threshold voltage?
Draw a CMOS Inverter. Explain its transfer characteristics
What types of CMOS memories have you designed? What were their size? Speed?