Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Are you familiar with VHDL and/or Verilog?

Answer Posted / zameer

ya...vhdl is very high speep integrated circuit hardware
description language and verilog is verify logic hardware
description lang.

Is This Answer Correct ?    4 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is the function of enhancement mode transistor?

1074


Explain how MOSFET works?

3201


what is the difference between the TTL chips and CMOS chips?

1081


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1253


What is the main function of metastability in vsdl?

1018


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3828


Insights of a 4bit adder/Sub Circuit?

3301


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1208


Draw the Layout of an Inverter?

2450


Why does the present vlsi circuits use mosfets instead of bjts?

1240


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1269


For CMOS logic, give the various techniques you know to minimize power consumption

1360


Describe the various effects of scaling?

4751


Tell me how MOSFET works.

2377


What are the steps required to solve setup and hold violations in vlsi?

1044