Answer Posted / sarojini
static ram is a volatile memory. so it is easy to model a
sram at rtl level
| Is This Answer Correct ? | 2 Yes | 20 No |
Post New Answer View All Answers
why is the number of gate inputs to CMOS gates usually limited to four?
What is threshold voltage?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Implement a 2 I/P and gate using Tran gates?
What are the steps involved in designing an optimal pad ring?
If not into production, how far did you follow the design and why did not you see it into production?
Implement F= not (AB+CD) using CMOS gates?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What are the ways to Optimize the Performance of a Difference Amplifier?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What does the above code synthesize to?
How does Vbe and Ic change with temperature?
What are the different design techniques required to create a layout for digital circuits?
what is a sequential circuit?
