What is Race-around problem? How can you rectify it?
Answer Posted / suresh ambati
when J and K are 1 output is complementing. Assume clock
period is 10ns and path delay is 2ns .That means for every
2ns output is changing when clock is active.In j k latch
clock pulse is high for 5ns in this case.Assume present
state Qn = 0 .for the first 2ns next state Qn+1 = 1 , and
for the next 2ns i.e at 4ns next state Qn+1 = 0 for the same
clock.Output is not stable for single clock period.This is
race around condition.This is eliminated by master slave jk
flip flop.
| Is This Answer Correct ? | 9 Yes | 0 No |
Post New Answer View All Answers
What is pulse width modulation?
What is the effect of removal of bypass capacitor in a ce amplifier circuit?
Explain the term doping and its need.
why do we use soft starters
What is the use of radar?
I would like to do my MS in US but i have a second class in B.tech with 56% where in i have good acedemics in 10th and inter .Is it posiible to get a US visa if i get good scores in GRE and toefl.I have work experience in an Internation call center for 1 year will they consider me for US visa as i have a gap of 2 yaers after my B.tech will the visa be succesful.What would be the answer if they ask me why you worked in callcenter after your B.tech and why opting for MS now when you didnt show interest in your B.tech background....
Sir i'm working in an organisation last since 4 years and kept an own company, i want to whether it is must i should get electrical license for HT works for above 33KV works. what will be the cost. Please suggest.
i am btch 4th semester ece student.i want to get idea 6th month indistrial tranning and job in tcs.
Define fbus protocol?
What are the applications of buffer?
What is transformer utilization factor?
importance of defining tg or tf in selecting master and slave bts's?
How to E1 cable get 2.046 mbps.
Define negative frequency?
Why π-filters are not suitable for varying loads?