Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 27709 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / ipsita
vhdl
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
What is the difference between the mealy and moore state machine?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
How about voltage source?
What are the different design techniques required to create a layout for digital circuits?
Mention what are three regions of operation of mosfet and how are they used?
How can you model a SRAM at RTL Level?
Write a VLSI program that implements a toll booth controller?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What is the function of tie-high and tie-low cells?
Explain the operation considering a two processor computer system with a cache for each processor.
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What are the Factors affecting Power Consumption on a chip?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
