Answer Posted / abhinandan kumar

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.
so this can be avoided by using only edgetriggerd ff
rahter than using level triggerd.

I have recieved an interview call from HECL that is Heavy Engineering Corporation Ltd, Ranchi , Jharkhand. Can you please provide me some Electronics and Communication questions for preparation as early as possible since I am left with just one week.

2100

---

why is a two-input nand gate called universal gate?

1101

---

Explain why is a two-input nand gate called universal gate?

1241

---

Why does all cellular networks have same shape of sim? Why is it designed in such a particular shape? Does it have any other shape?

1027

---

Which semiconductor device is used as a voltage regulator?

1106

---

Explain what is an operational amplifier?

1200

---

Can fuses with an ac voltage rating be used in a dc applications?

1077

---

please send me rrb gorakhpur je teli question paper

3769

---

What is the need for base values?

1220

---

State the de morgan's theorem?

1097

---

What is a pointer and does Java support pointers? What is the difference between a JDK and a JVM?

1984

---

what is difference b/w watt loss and watt full devices. what is watt loss and watt full devices?

2374

---

How much losses in microwave Link?

2048

---

On what parameters does the free running frequency of vco depend on?

1309

---

what is the different between gsm and cdma?

2434

---