Answer Posted / muthu

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;

architecture a of gh_DFF is
begin

process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D;
end if;
end process;

end a;

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1075

---

What was your role in the silicon evaluation/product ramp? What tools did you use?

3666

---

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4083

---

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1276

---

How about voltage source?

2227

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

2986

---

Tell me how MOSFET works.

2383

---

Explain Cross section of an NMOS transistor?

992

---

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1146

---

Explain the Charge Sharing problem while sampling data from a Bus?

4676

---

What is the ideal input and output resistance of a current source?

2968

---

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1412

---

Differences between IRSIM and SPICE?

5403

---

For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2361

---

What are the different design constraints occur in the synthesis phase?

1075

---