Interested to Buy Any Domain ? << Click Here >> for more details...
Implement D flip-flop with a couple of latches? Write a VHDL
Code for a D flip-flop?
- 6 Answers
- 20831 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / muthu
ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;
entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;
architecture a of gh_DFF is
begin
process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D;
end if;
end process;
end a;
| Is This Answer Correct ? | 36 Yes | 2 No |
Post New Answer View All Answers
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
How can you model a SRAM at RTL Level?
How logical gates are controlled by boolean logic?
What are the different classification of the timing control?
What is the function of enhancement mode transistor?
What types of CMOS memories have you designed? What were their size? Speed?
What transistor level design tools are you proficient with? What types of designs were they used on?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
what is a sequential circuit?
What are the Advantages and disadvantages of Mealy and Moore?
What are the changes that are provided to meet design power targets?
what is verilog?
What is the purpose of having depletion mode device?
What is the difference between nmos and pmos technologies?
Explain what is scr (silicon controlled rectifier)?
