Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 23419 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / muthu
yes
| Is This Answer Correct ? | 30 Yes | 8 No |
Post New Answer View All Answers
Explain the working of Insights of an inverter ?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Explain the Charge Sharing problem while sampling data from a Bus?
what is a sequential circuit?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Differences between IRSIM and SPICE?
What are the Advantages and disadvantages of Mealy and Moore?
Explain how binary number can give a signal or convert into a digital signal?
What is the function of enhancement mode transistor?
Explain how Verilog is different to normal programming language?
Mention what are three regions of operation of mosfet and how are they used?
Explain the Various steps in Synthesis?
