Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 24391 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / muthu
yes
| Is This Answer Correct ? | 30 Yes | 8 No |
Post New Answer View All Answers
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Insights of a 4bit adder/Sub Circuit?
How about voltage source?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Explain how MOSFET works?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain the working of 4-bit Up/down Counter?
Draw the stick diagram of a NOR gate. Optimize it
What is the difference between nmos and pmos technologies?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What happens if we delay the enabling of Clock signal?
What is the function of enhancement mode transistor?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
