WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
- 5 Answers
- 25705 Views
- Intel, Wipro, I also Faced
- E-Mail Answers
Answer Posted / mitesh
Verification is a front end process and testing is a post
silicon process.
verification is to verify the functionality of the design
during the design cycle.
Testing is find manufacturing faults.
| Is This Answer Correct ? | 130 Yes | 8 No |
Post New Answer View All Answers
What is the ideal input and output resistance of a current source?
What does it mean “the channel is pinched off”?
How does a Bandgap Voltage reference work?
Explain the working of Insights of a pass gate ?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Implement F= not (AB+CD) using CMOS gates?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain Cross section of an NMOS transistor?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What types of CMOS memories have you designed? What were their size? Speed?
What is the function of tie-high and tie-low cells?
Explain how logical gates are controlled by Boolean logic?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Explain the Charge Sharing problem while sampling data from a Bus?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
