Interested to Buy Any Domain ? << Click Here >> for more details...
WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
- 5 Answers
- 26777 Views
- Intel, Wipro, I also Faced
- E-Mail Answers
Answer Posted / mitesh
Verification is a front end process and testing is a post
silicon process.
verification is to verify the functionality of the design
during the design cycle.
Testing is find manufacturing faults.
| Is This Answer Correct ? | 130 Yes | 8 No |
Post New Answer View All Answers
What was your role in the silicon evaluation or product ramp? What tools did you use?
Implement a 2 I/P and gate using Tran gates?
What are the different measures that are required to achieve the design for better yield?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Write a VLSI program that implements a toll booth controller?
What are the Advantages and disadvantages of Mealy and Moore?
Explain how binary number can give a signal or convert into a digital signal?
What's the price in 1K quantity?
Why does the present vlsi circuits use mosfets instead of bjts?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Draw a CMOS Inverter. Explain its transfer characteristics
What transistor level design tools are you proficient with? What types of designs were they used on?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
How does a Bandgap Voltage reference work?
