WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
- 5 Answers
- 25054 Views
- Intel, Wipro, I also Faced
- E-Mail Answers
Answer Posted / mitesh
Verification is a front end process and testing is a post
silicon process.
verification is to verify the functionality of the design
during the design cycle.
Testing is find manufacturing faults.
| Is This Answer Correct ? | 130 Yes | 8 No |
Post New Answer View All Answers
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What is the difference between the mealy and moore state machine?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What are the steps required to solve setup and hold violations in vlsi?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What happens if we delay the enabling of Clock signal?
Write a program to explain the comparator?
What are the different gates where boolean logic are applicable?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the different design techniques required to create a layout for digital circuits?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain how MOSFET works?
