Are you familiar with VHDL and/or Verilog?
Answer Posted / a.vidhya
Two industry standard hardware description languages, VHDL
and Verilog.macro and mega cells written in either VHDL or
Verilog.VHDL is a multitude of language or user defined
data types.Compared to VHDL, Verilog data types a re very
simple.VHDL allows concurrent procedure calls; Verilog does
not allow concurrent task calls.
| Is This Answer Correct ? | 8 Yes | 1 No |
Post New Answer View All Answers
How can you model a SRAM at RTL Level?
what are three regions of operation of MOSFET and how are they used?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain about 6-T XOR gate?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Are you familiar with the term MESI?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What is the main function of metastability in vsdl?
Basic Stuff related to Perl?
How binary number can give a signal or convert into a digital signal?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Insights of a 4bit adder/Sub Circuit?
What does it mean “the channel is pinched off”?
Explain the three regions of operation of a mosfet.
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?