Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 28644 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / a.vidhya
Two industry standard hardware description languages, VHDL
and Verilog.macro and mega cells written in either VHDL or
Verilog.VHDL is a multitude of language or user defined
data types.Compared to VHDL, Verilog data types a re very
simple.VHDL allows concurrent procedure calls; Verilog does
not allow concurrent task calls.
| Is This Answer Correct ? | 8 Yes | 1 No |
Post New Answer View All Answers
Write a VLSI program that implements a toll booth controller?
Explain how logical gates are controlled by Boolean logic?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the different gates where boolean logic are applicable?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Draw the stick diagram of a NOR gate. Optimize it
Implement a 2 I/P and gate using Tran gates?
What are the different design constraints occur in the synthesis phase?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Describe the various effects of scaling?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Explain how MOSFET works?
What is Body Effect?
What types of CMOS memories have you designed? What were their size? Speed?
