Are you familiar with VHDL and/or Verilog?
Answer Posted / a.vidhya
Two industry standard hardware description languages, VHDL
and Verilog.macro and mega cells written in either VHDL or
Verilog.VHDL is a multitude of language or user defined
data types.Compared to VHDL, Verilog data types a re very
simple.VHDL allows concurrent procedure calls; Verilog does
not allow concurrent task calls.
| Is This Answer Correct ? | 8 Yes | 1 No |
Post New Answer View All Answers
Explain what is slack?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What is the function of tie-high and tie-low cells?
Basic Stuff related to Perl?
What is the ideal input and output resistance of a current source?
what is the use of defpararm?
What is the function of enhancement mode transistor?
what is the difference between the TTL chips and CMOS chips?
How does Vbe and Ic change with temperature?
Draw the stick diagram of a NOR gate. Optimize it
Mention what are three regions of operation of mosfet and how are they used?
Working of a 2-stage OPAMP?
How logical gates are controlled by boolean logic?
For CMOS logic, give the various techniques you know to minimize power consumption
Implement a function with both ratioes and domino logic and merits and demerits of each logic?