Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 28161 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / radha
Im familiar with verilog
| Is This Answer Correct ? | 6 Yes | 4 No |
Post New Answer View All Answers
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What types of high speed CMOS circuits have you designed?
Explain what is the depletion region?
Mention what are the different gates where Boolean logic are applicable?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain what is multiplexer?
what is Slack?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Mention what are three regions of operation of mosfet and how are they used?
Differences between Array and Booth Multipliers?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What is the difference between cmos and bipolar technologies?
What is the difference between the mealy and moore state machine?
What are the ways to Optimize the Performance of a Difference Amplifier?
Explain what is Verilog?
