Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 27520 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / radha
Im familiar with verilog
| Is This Answer Correct ? | 6 Yes | 4 No |
Post New Answer View All Answers
For CMOS logic, give the various techniques you know to minimize power consumption
Differences between IRSIM and SPICE?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain what is Verilog?
Explain what is slack?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Explain the working of 4-bit Up/down Counter?
Explain various adders and difference between them?
How logical gates are controlled by boolean logic?
What are the different measures that are required to achieve the design for better yield?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the main issues associated with multiprocessor caches and how might you solve them?
Explain how MOSFET works?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
