Answer Posted / senthil

I am using the Mr.Suriya code with little modification.

ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= '1';
COUNT:=0;
ELSE
NEWCLK<= '0';
END IF;
END IF;
END PROCESS;
END BEH;

How does a Bandgap Voltage reference work?

3255

---

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

701

---

What happens if we delay the enabling of Clock signal?

1812

---

What are the steps required to solve setup and hold violations in vlsi?

632

---

why is the number of gate inputs to CMOS gates usually limited to four?

807

---

---

What types of high speed CMOS circuits have you designed?

2069

---

Explain the three regions of operation of a mosfet.

632

---

What transistor level design tools are you proficient with? What types of designs were they used on?

4578

---

Mention what are the two types of procedural blocks in Verilog?

768

---

What are the different ways in which antenna violation can be prevented?

673

---

What is the purpose of having depletion mode device?

625

---

Explain what is slack?

647

---

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3393

---

What are the different classification of the timing control?

584

---

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

952

---