Answer Posted / senthil

I am using the Mr.Suriya code with little modification.

ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= '1';
COUNT:=0;
ELSE
NEWCLK<= '0';
END IF;
END IF;
END PROCESS;
END BEH;

Explain the three regions of operation of a mosfet.

1045

---

What is look up table in vlsi?

945

---

Explain how Verilog is different to normal programming language?

1199

---

For CMOS logic, give the various techniques you know to minimize power consumption

1357

---

what are three regions of operation of MOSFET and how are they used?

1195

---

What is threshold voltage?

1136

---

Differences between IRSIM and SPICE?

5396

---

Why does the present vlsi circuits use mosfets instead of bjts?

1235

---

What transistor level design tools are you proficient with? What types of designs were they used on?

5031

---

Write a program to explain the comparator?

1094

---

Explain the working of Insights of an inverter ?

1186

---

Explain CMOS Inverter transfer characteristics?

3875

---

Explain Cross section of a PMOS transistor?

1170

---

What is Body Effect?

2470

---

Explain the working of Insights of a pass gate ?

1172

---