Answer Posted / senthil

I am using the Mr.Suriya code with little modification.

ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= '1';
COUNT:=0;
ELSE
NEWCLK<= '0';
END IF;
END IF;
END PROCESS;
END BEH;

Explain how Verilog is different to normal programming language?

1180

---

Explain what is multiplexer?

1028

---

What are the different design techniques required to create a layout for digital circuits?

994

---

How to improve these parameters? (Cascode topology, use long channel transistors)

2131

---

What transistor level design tools are you proficient with? What types of designs were they used on?

3389

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

3264

---

Differences between IRSIM and SPICE?

5387

---

What was your role in the silicon evaluation/product ramp? What tools did you use?

3653

---

What are the steps involved in preventing the metastability?

1087

---

What is the difference between cmos and bipolar technologies?

1087

---

What is look up table in vlsi?

940

---

Explain various adders and difference between them?

1153

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2391

---

What are the different classification of the timing control?

1050

---

Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

3330

---