Answer Posted / senthil

I am using the Mr.Suriya code with little modification.

ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= '1';
COUNT:=0;
ELSE
NEWCLK<= '0';
END IF;
END IF;
END PROCESS;
END BEH;

If not into production, how far did you follow the design and why did not you see it into production?

2108

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

3316

---

What are the main issues associated with multiprocessor caches and how might you solve them?

2239

---

What types of high speed CMOS circuits have you designed?

2577

---

Draw a 6-T SRAM Cell and explain the Read and Write operations

1291

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1613

---

For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2404

---

Explain how MOSFET works?

3243

---

If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2505

---

What is the main function of metastability in vsdl?

1071

---

What products have you designed which have entered high volume production?

2450

---

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1135

---

Design an 8 is to 3 encoder using 4 is to encoder?

1335

---

What is the difference between nmos and pmos technologies?

1115

---

Basic Stuff related to Perl?

2828

---