Interested to Buy Any Domain ? << Click Here >> for more details...
What is Race-around problem? How can you rectify it?
- 34 Answers
- 128941 Views
- College School Exams Tests, CTS, ISRO, ST Micro, STMicroelectronics, I also Faced
- E-Mail Answers
Answer Posted / puneet
race around cndition:
it is a problem takes place in j-k ff whn i/ps are high.i.e 1
so whn all i/ps are high thn we can't tell wht will be the
o/p after the time of clk pulse.The time delay in clk pulse
is due to the feed back mechanism .(the o/p is feeded back
to i/p)
this problem can be avoided if delta t >tp .. bt this is nt
possible in real life...
so we can rectify this problem by using master-slave ff
where on e j-k ff act as a master & other act as a slave..
| Is This Answer Correct ? | 116 Yes | 17 No |
Post New Answer View All Answers
My name is Noor and i have completed by 10th with 78%, inter with 67% and has a B.tech from JNTU second class with 56% .Iam planning to do MS in US will my visa be successful .I have doubts since i have a scond class with 56% in B.tech please advice me as soon as possible.
What is the necessity to use the special machines?
What are the various logic gates?
hi friends.any one tell me pattern for mt exam for steel plant..plz plz plz..
What is the function of freewheeling diodes in controlled rectifier?
Which configuration among ce, cb, cc gives highest input impedance and no voltage gain?
i am btch 4th semester ece student.i want to get idea 6th month indistrial tranning and job in tcs.
Why thyristors are not preferred for inverters?
explain how does frequency affect the size of smps?
what is BIAS current/ voltage?
How to make a robo car .Please give me whole theory ,photos of circuits etc. on my e-mail id.
Why is collector region is greater than emitter region?
What is the difference between the bandwidth of half duplex and simplex transmission?
What is the E1 & OmuSig?
Explain what are the two mechanisms of breakdown in a p-n junction?
