Answer Posted / harvir

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;

architecture a of gh_DFF is
begin

process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D;
end if;
end process;

end a;

What are the different gates where boolean logic are applicable?

1014

---

Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1031

---

Explain what is scr (silicon controlled rectifier)?

1028

---

Explain the working of 4-bit Up/down Counter?

4414

---

Design an 8 is to 3 encoder using 4 is to encoder?

1302

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1556

---

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3751

---

what is verilog?

1081

---

Explain Basic Stuff related to Perl?

1011

---

What are the main issues associated with multiprocessor caches and how might you solve them?

2183

---

Explain CMOS Inverter transfer characteristics?

3884

---

What's the price in 1K quantity?

2800

---

What are the different design constraints occur in the synthesis phase?

1075

---

What does it mean “the channel is pinched off”?

1323

---

what is the difference between the TTL chips and CMOS chips?

1084

---