Interested to Buy Any Domain ? << Click Here >> for more details...
Are you familiar with VHDL and/or Verilog?
- 17 Answers
- 27746 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / veeramuthu k
yes
| Is This Answer Correct ? | 42 Yes | 8 No |
Post New Answer View All Answers
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
For CMOS logic, give the various techniques you know to minimize power consumption
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What are the Advantages and disadvantages of Mealy and Moore?
Explain how Verilog is different to normal programming language?
Explain what is the depletion region?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What are the steps involved in preventing the metastability?
what is the difference between the TTL chips and CMOS chips?
What is the function of tie-high and tie-low cells?
Describe the various effects of scaling?
How does Vbe and Ic change with temperature?
Explain Cross section of a PMOS transistor?
Explain how logical gates are controlled by Boolean logic?
