Differences between D-Latch and D flip-flop?
- 17 Answers
- 60317 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / k.n.n.sarma
LATCH-LEVEL SENSITIVE
IT CONSISTS OF BOTH ENABLE AND CLOCK
FLIP FLOP-EDGE TRIGGERED
IT CONSISTS OF ONLY CLOCK AND NO ENABLE IS PRESENT FOR FLIP
FLOP.
| Is This Answer Correct ? | 38 Yes | 19 No |
Post New Answer View All Answers
How to improve these parameters? (Cascode topology, use long channel transistors)
Are you familiar with the term MESI?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Explain the working of Insights of an inverter ?
Draw the SRAM Write Circuitry
What is look up table in vlsi?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain depletion region.
Explain how MOSFET works?
What are the different ways in which antenna violation can be prevented?
Explain the three regions of operation of a mosfet.
What is the difference between cmos and bipolar technologies?
How can you construct both PMOS and NMOS on a single substrate?
What are the steps required to solve setup and hold violations in vlsi?
