Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between blocking and Non-blocking statements in
Verilog?
- 5 Answers
- 21243 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / remya
Yes,the explanation is ok but after a particular time
units,the value of B must be equal to 1 no?
| Is This Answer Correct ? | 6 Yes | 9 No |
Post New Answer View All Answers
Mention what are the different gates where Boolean logic are applicable?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Explain the Charge Sharing problem while sampling data from a Bus?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain why is the number of gate inputs to cmos gates usually limited to four?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What is the critical path in a SRAM?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Explain Cross section of a PMOS transistor?
What is the function of tie-high and tie-low cells?
Explain the operation of a 6T-SRAM cell?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Implement a 2 I/P and gate using Tran gates?
