Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Differences between blocking and Non-blocking statements in
Verilog?

Answer Posted / remya

Yes,the explanation is ok but after a particular time
units,the value of B must be equal to 1 no?

Is This Answer Correct ?    6 Yes 9 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1262


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1110


What products have you designed which have entered high volume production?

2404


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3836


Explain depletion region.

994


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1248


What is the difference between the mealy and moore state machine?

1061


What are the main issues associated with multiprocessor caches and how might you solve them?

2183


what is SCR (Silicon Controlled Rectifier)?

1014


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1031


What are the changes that are provided to meet design power targets?

1070


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3751


Draw the SRAM Write Circuitry

1154


Cross section of a PMOS transistor?

4740


How logical gates are controlled by boolean logic?

1031