Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Give the expression for CMOS switching power dissipation?

Answer Posted / satyanarayana

the power dissipation in C MOS is p=CV*VF where the charge
moved is the capacitance multiplied by the voltage
change,multiply by the switching frequency on the load
capacitance to get the current used,and multiply by voltage
again to get the characteristic switching power

Is This Answer Correct ?    13 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain sizing of the inverter?

4435


Explain various adders and difference between them?

1220


Differences between Array and Booth Multipliers?

4084


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1616


If not into production, how far did you follow the design and why did not you see it into production?

2110


How binary number can give a signal or convert into a digital signal?

1248


What are the steps involved in preventing the metastability?

1128


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4135


How does Vbe and Ic change with temperature?

3521


Explain what is scr (silicon controlled rectifier)?

1067


Explain how Verilog is different to normal programming language?

1287


Working of a 2-stage OPAMP?

3193


Explain depletion region.

1046


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1206


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1135