Differences between D-Latch and D flip-flop?
- 17 Answers
- 60319 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / sada
latch is level sensitive but not flip flop
| Is This Answer Correct ? | 68 Yes | 11 No |
Post New Answer View All Answers
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What is the difference between nmos and pmos technologies?
Explain the Various steps in Synthesis?
Explain various adders and difference between them?
What does the above code synthesize to?
How logical gates are controlled by boolean logic?
what is verilog?
what is SCR (Silicon Controlled Rectifier)?
What is the purpose of having depletion mode device?
Draw a CMOS Inverter. Explain its transfer characteristics
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Mention what are the different gates where Boolean logic are applicable?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What is the difference between synchronous and asynchronous reset?
