Differences between D-Latch and D flip-flop?
- 17 Answers
- 60329 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / chandrasheka kakanur
Latches are Level sensitive and the input values are
assigned only at the levels and latches does not require
less power consumtion than flip flops. Flip flops are edge
sensitive, as per assignment of clock the values are
assigned at a particular edge.
| Is This Answer Correct ? | 55 Yes | 14 No |
Post New Answer View All Answers
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Describe the various effects of scaling?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain the operation of a 6T-SRAM cell?
What was your role in the silicon evaluation or product ramp? What tools did you use?
What is the critical path in a SRAM?
What are the steps involved in designing an optimal pad ring?
What types of high speed CMOS circuits have you designed?
Draw the Layout of an Inverter?
How does Vbe and Ic change with temperature?
How binary number can give a signal or convert into a digital signal?
What is threshold voltage?
Mention what are the different gates where Boolean logic are applicable?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain what is slack?
