Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65446 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / chandrasheka kakanur
Latches are Level sensitive and the input values are
assigned only at the levels and latches does not require
less power consumtion than flip flops. Flip flops are edge
sensitive, as per assignment of clock the values are
assigned at a particular edge.
| Is This Answer Correct ? | 55 Yes | 14 No |
Post New Answer View All Answers
What are the main issues associated with multiprocessor caches and how might you solve them?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Write a program to explain the comparator?
What are the different design techniques required to create a layout for digital circuits?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain the Various steps in Synthesis?
Differences between Array and Booth Multipliers?
Cross section of a PMOS transistor?
Mention what are the different gates where Boolean logic are applicable?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Explain what is Verilog?
Draw a CMOS Inverter. Explain its transfer characteristics
What are the Advantages and disadvantages of Mealy and Moore?
what is verilog?
6-T XOR gate?
