Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Implement D flip-flop with a couple of latches? Write a VHDL
Code for a D flip-flop?

Answer Posted / seetharamukg

D flip-flop can be implemented by using 2 D-Latches.



---------- -----------
--|Din Q |-----|Din Q|---output of Flop
| D-latch1| | D-latch2 |
| ^ | | ^ |
----|----- ----|------
Clk -------------not-----

Is This Answer Correct ?    21 Yes 12 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

How binary number can give a signal or convert into a digital signal?

1168


Basic Stuff related to Perl?

2795


What is the main function of metastability in vsdl?

1023


How does Vbe and Ic change with temperature?

3486


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1075


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3834


What is Noise Margin? Explain the procedure to determine Noise Margin?

2427


Design an 8 is to 3 encoder using 4 is to encoder?

1302


Explain what is Verilog?

1066


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1167


Explain how logical gates are controlled by Boolean logic?

1142


6-T XOR gate?

4199


What does the above code synthesize to?

2543


What are the different gates where boolean logic are applicable?

1014


Explain depletion region.

994