Answer Posted / ahamed.s
Early effect is same as Channel lenght modulation in
MOS ...as of at pinch off voltage the effective length of
inversion layer decreases ,the resisitance get decreases
eventually drain current get increases.
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
What are the ways to Optimize the Performance of a Difference Amplifier?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the different design techniques required to create a layout for digital circuits?
What happens if we delay the enabling of Clock signal?
Implement F= not (AB+CD) using CMOS gates?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Why does the present vlsi circuits use mosfets instead of bjts?
How logical gates are controlled by boolean logic?
Explain what is the use of defpararm?
Explain Basic Stuff related to Perl?
Mention what are the two types of procedural blocks in Verilog?
Explain about 6-T XOR gate?
Insights of a 4bit adder/Sub Circuit?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
