Answer Posted / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

Give the cross-sectional diagram of the cmos.

1002

---

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1204

---

Explain about 6-T XOR gate?

1289

---

What was your role in the silicon evaluation/product ramp? What tools did you use?

3733

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1613

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1307

---

What are the Factors affecting Power Consumption on a chip?

1287

---

What does the above code synthesize to?

2612

---

What are the different measures that are required to achieve the design for better yield?

1220

---

Insights of a 4bit adder/Sub Circuit?

3374

---

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1573

---

Tell me how MOSFET works.

2430

---

For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2404

---

Explain how binary number can give a signal or convert into a digital signal?

1129

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1281

---