Answer Posted / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

Explain what is slack?

1016

---

How does Vbe and Ic change with temperature?

3466

---

Explain how Verilog is different to normal programming language?

1183

---

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1090

---

Explain about 6-T XOR gate?

1180

---

What are the Factors affecting Power Consumption on a chip?

1228

---

What does the above code synthesize to?

2524

---

Explain what is multiplexer?

1030

---

Design an 8 is to 3 encoder using 4 is to encoder?

1292

---

What is the function of tie-high and tie-low cells?

1032

---

What are the different measures that are required to achieve the design for better yield?

1167

---

Draw a 6-T SRAM Cell and explain the Read and Write operations

1234

---

How about voltage source?

2212

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2788

---

Explain the three regions of operation of a mosfet.

1037

---