Answer Posted / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4171

---

what are three regions of operation of MOSFET and how are they used?

1299

---

What are the steps involved in preventing the metastability?

1171

---

How logical gates are controlled by boolean logic?

1117

---

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1184

---

6-T XOR gate?

4300

---

Explain what is the use of defpararm?

1195

---

what is a sequential circuit?

1247

---

Explain Cross section of an NMOS transistor?

1074

---

What is the difference between the mealy and moore state machine?

1186

---

What is threshold voltage?

1243

---

What is Body Effect?

2568

---

What types of CMOS memories have you designed? What were their size? Speed?

3192

---

How to improve these parameters? (Cascode topology, use long channel transistors)

2235

---

what is the difference between the TTL chips and CMOS chips?

1170

---