Answer Posted / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

What is the difference between synchronous and asynchronous reset?

1097

---

Are you familiar with the term snooping?

3530

---

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

1485

---

How does a Bandgap Voltage reference work?

3913

---

What are the different design constraints occur in the synthesis phase?

1102

---

What are the main issues associated with multiprocessor caches and how might you solve them?

2239

---

Explain the working of Insights of an inverter ?

1269

---

What is the function of chain reordering?

1079

---

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

2676

---

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3800

---

What types of high speed CMOS circuits have you designed?

2577

---

What is the main function of metastability in vsdl?

1071

---

Tell me how MOSFET works.

2430

---

Explain how binary number can give a signal or convert into a digital signal?

1129

---

What is the purpose of having depletion mode device?

1057

---