Answer Posted / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

Explain Cross section of an NMOS transistor?

573

---

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

3602

---

What types of CMOS memories have you designed? What were their size? Speed?

2630

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

591

---

What are the steps involved in preventing the metastability?

653

---

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1793

---

What is threshold voltage?

688

---

What products have you designed which have entered high volume production?

1968

---

Implement a 2 I/P and gate using Tran gates?

3516

---

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1079

---

Write a VLSI program that implements a toll booth controller?

3504

---

What are the various regions of operation of mosfet? How are those regions used?

594

---

Draw the Layout of an Inverter?

2052

---

Draw the SRAM Write Circuitry

666

---

What are the different ways in which antenna violation can be prevented?

669

---