Answer Posted / bhau

In digital logic design the general representation of input
and output are High and low level (1's and 0's). In actual
case when the input signal transitions the output switches
to full swing before the input has reached its full swing.
The minimum signal level to get a out put High or low is
called VIH, VIL (For inversion stage Input for getting full
output low swing and input for getting full output high
swing). For the interoperability of this logic device i.e.
to use tihs output directly to feed into next stage without
level shifting the VIL > VOL, similarly VIH < VOH. In such
condition when logic swing VIL is enough to get full swing
on Output the noise margin will be VOL-VIL. Similarly NM
for signal transitioning high is VOH-VIH.

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1623

---

What are the various regions of operation of mosfet? How are those regions used?

1184

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

1057

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

3352

---

What are the steps involved in designing an optimal pad ring?

1228

---

What transistor level design tools are you proficient with? What types of designs were they used on?

3510

---

Explain depletion region.

1098

---

what is the difference between the TTL chips and CMOS chips?

1176

---

Explain sizing of the inverter?

4487

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1351

---

If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2557

---

Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1127

---

Draw a 6-T SRAM Cell and explain the Read and Write operations

1340

---

Explain the working of Insights of a pass gate ?

1307

---

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1354

---