Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3863

---

How many planets are now in the solar system?

121

---

Explain How will you the specification of database file?

887

---

What is operator overloading?

1361

---

what is web configuration file

2066

---

Explain me scrap value in accounting?

1127

---

What is the latest version of excel?

722

---

What is a vector in java?

1020

---

What is a motivation behind data visualization in R?

97

---

How do you go about configuring material ledger?

1106

---

What are the various file operations in perl. Explain with example.

935

---

Describe the venus atmosphere?

120

---

What does postgresql stand for?

817

---

What is the thing you like the most in the world? Why?

1751

---

How many types of margin are there?

601

---