Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3617

---

What are the benefits of ioc (dependency injection)?

257

---

why we use visible spectrum for FSO (free space optic),although it seems strange that when we have to communicate in urban areas then too much light will be in atmosphere for the sake of communication.

1617

---

What is a difference between stack and heap memory?

528

---

How to stop master process without suspending all of its child processes?

1585

---

What is a real time job in data services?

17

---

what is the link between suppliers and banks in ap module in oracle apps? And also query?

2230

---

What systems can blue prism robotically integrate?

213

---

Does aws ever fall?

112

---

What is 'sleep' in sync point?

835

---

How can you make a class serializable in java?

774

---

What does dba stand for database?

411

---

Explain the concept of effective date and its advantages?

664

---

why should you consider youself fit to be hired by jspl

1699

---

Excel uses for the indirect and address functions or formulas?

415

---