Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37003 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / arijit banerjee
As because the logical effort of Nand gate is lower than
that of the Nor gate the time taken to drive same capacitor
with same input slew is lesser for Nand that that of Nor.
Means Nand is faster than Nor.
| Is This Answer Correct ? | 14 Yes | 4 No |
Post New Answer View All Answers
Explain the Working of a 2-stage OPAMP?
Implement a 2 I/P and gate using Tran gates?
Explain CMOS Inverter transfer characteristics?
What are the different design constraints occur in the synthesis phase?
Give various factors on which threshold voltage depends.
What are the ways to Optimize the Performance of a Difference Amplifier?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
what is the difference between the TTL chips and CMOS chips?
Explain various adders and difference between them?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What does it mean “the channel is pinched off”?
Mention what are the different gates where Boolean logic are applicable?
