Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37483 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / naseemuddin ansari
NAAND gate is more preferred than NOR because high to low
and low to high transition time is less in NAND as compared
to NOR
| Is This Answer Correct ? | 25 Yes | 3 No |
Post New Answer View All Answers
Explain what is multiplexer?
Tell me how MOSFET works.
Explain the working of Insights of a pass gate ?
What is the difference between cmos and bipolar technologies?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Are you familiar with the term snooping?
What does the above code synthesize to?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What is the function of tie-high and tie-low cells?
Explain how binary number can give a signal or convert into a digital signal?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What is the difference between synchronous and asynchronous reset?
Explain the operation considering a two processor computer system with a cache for each processor.
Draw a 6-T SRAM Cell and explain the Read and Write operations
