Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
Answer Posted / naseemuddin ansari
NAAND gate is more preferred than NOR because high to low
and low to high transition time is less in NAND as compared
to NOR
| Is This Answer Correct ? | 25 Yes | 3 No |
Post New Answer View All Answers
What are the different ways in which antenna violation can be prevented?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is the purpose of having depletion mode device?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain how binary number can give a signal or convert into a digital signal?
Mention what are three regions of operation of mosfet and how are they used?
What is the difference between nmos and pmos technologies?
Write a VLSI program that implements a toll booth controller?
What's the price in 1K quantity?
6-T XOR gate?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What is the difference between the mealy and moore state machine?
How does a Bandgap Voltage reference work?
What is the function of tie-high and tie-low cells?
Give various factors on which threshold voltage depends.