Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Differences between DRAM and SRAM?

Answer Posted / coolmoon

SRAM (Static RAM)
Data is stored in cross-coupled inverters
Large cell - requires several transistors (6T cell standard)
Fast access time / Low density
Integrates easily into logic fab processes

DRAM (Dynamic RAM)
Data is stored in form of charged capacitors
Small cell - requires one capacitor and one transistor
“Refresh” operation required every few milliseconds
Slower access time but much higher density than SRAM

Is This Answer Correct ?    172 Yes 24 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1246


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1344


Explain the working of Insights of an inverter ?

1348


What are the different design techniques required to create a layout for digital circuits?

1093


Why does the present vlsi circuits use mosfets instead of bjts?

1370


What is the difference between the mealy and moore state machine?

1183


Give the cross-sectional diagram of the cmos.

1040


What are the changes that are provided to meet design power targets?

1175


What transistor level design tools are you proficient with? What types of designs were they used on?

5107


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1502


Explain the operation considering a two processor computer system with a cache for each processor.

2894


What happens if we delay the enabling of Clock signal?

2429


Draw the stick diagram of a NOR gate. Optimize it

1331


What are the steps involved in preventing the metastability?

1168


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2556