How many bit combinations are there in a byte?
- 6 Answers
- 10167 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / srinivasulu
1 byte means 8 bits so 256 com
| Is This Answer Correct ? | 23 Yes | 1 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
For CMOS logic, give the various techniques you know to minimize power consumption
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What does the above code synthesize to?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What transistor level design tools are you proficient with? What types of designs were they used on?
Mention what are three regions of operation of mosfet and how are they used?
Mention what are the two types of procedural blocks in Verilog?
How to improve these parameters? (Cascode topology, use long channel transistors)
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Working of a 2-stage OPAMP?
why is the number of gate inputs to CMOS gates usually limited to four?
