Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / srinivasulu
xor or x nor is same.but design considerations for xnor we
need extra gate.so xoris best
| Is This Answer Correct ? | 5 Yes | 0 No |
Post New Answer View All Answers
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain how logical gates are controlled by Boolean logic?
How can you model a SRAM at RTL Level?
Give the cross-sectional diagram of the cmos.
Cross section of a PMOS transistor?
Explain how MOSFET works?
What is the difference between cmos and bipolar technologies?
Explain the three regions of operation of a mosfet.
What types of CMOS memories have you designed? What were their size? Speed?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
what is a sequential circuit?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Explain about 6-T XOR gate?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
