Insights of a 2 input NOR gate. Explain the working?
- 1 Answers
- 2887 Views
- Infosys, Intel, I also Faced
- E-Mail Answers
Answer Posted / suma
For NOR
Output will be high when both AB are low
Otherwise output is low for other input condition's
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain what is Verilog?
Explain what is multiplexer?
How to improve these parameters? (Cascode topology, use long channel transistors)
What happens if we delay the enabling of Clock signal?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is Body Effect?
What's the price in 1K quantity?
Explain what is slack?
What are the Advantages and disadvantages of Mealy and Moore?
What are the Factors affecting Power Consumption on a chip?
What does it mean “the channel is pinched off”?
How does a Bandgap Voltage reference work?
Explain CMOS Inverter transfer characteristics?
