Interested to Buy Any Domain ? << Click Here >> for more details...
Factors affecting Power Consumption on a chip?
- 7 Answers
- 17348 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / bhawna
In addition to Static and Dynamic Power the other major contributor is:
Activity factor - how often the gates are switching
Optimal sizing - same logical effort is approximately same delay however the least size will give least power
Total Capacitance charging/discharging per cycle - depends on optimal layout design to reduce the capacitance by proper choice of available metal layers
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Design an 8 is to 3 encoder using 4 is to encoder?
what is multiplexer?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
what is the difference between the TTL chips and CMOS chips?
Draw the stick diagram of a NOR gate. Optimize it
How logical gates are controlled by boolean logic?
What are the steps involved in preventing the metastability?
How does a Bandgap Voltage reference work?
Explain what is scr (silicon controlled rectifier)?
Explain various adders and difference between them?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
