Interested to Buy Any Domain ? << Click Here >> for more details...
Factors affecting Power Consumption on a chip?
- 7 Answers
- 17571 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / bhawna
In addition to Static and Dynamic Power the other major contributor is:
Activity factor - how often the gates are switching
Optimal sizing - same logical effort is approximately same delay however the least size will give least power
Total Capacitance charging/discharging per cycle - depends on optimal layout design to reduce the capacitance by proper choice of available metal layers
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
Explain how binary number can give a signal or convert into a digital signal?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
what are three regions of operation of MOSFET and how are they used?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain what is the use of defpararm?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What types of high speed CMOS circuits have you designed?
If not into production, how far did you follow the design and why did not you see it into production?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain about 6-T XOR gate?
What is the function of enhancement mode transistor?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain how Verilog is different to normal programming language?
Explain the operation of a 6T-SRAM cell?
