Interested to Buy Any Domain ? << Click Here >> for more details...
Factors affecting Power Consumption on a chip?
- 7 Answers
- 17050 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / bhawna
In addition to Static and Dynamic Power the other major contributor is:
Activity factor - how often the gates are switching
Optimal sizing - same logical effort is approximately same delay however the least size will give least power
Total Capacitance charging/discharging per cycle - depends on optimal layout design to reduce the capacitance by proper choice of available metal layers
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
What is the difference between nmos and pmos technologies?
Tell me how MOSFET works.
What is the function of tie-high and tie-low cells?
Explain about 6-T XOR gate?
what is Slack?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What are the changes that are provided to meet design power targets?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What is the ideal input and output resistance of a current source?
How binary number can give a signal or convert into a digital signal?
What is the purpose of having depletion mode device?
Explain how MOSFET works?
Give various factors on which threshold voltage depends.
Describe the various effects of scaling?
How logical gates are controlled by boolean logic?
