Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37027 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / velpula prakash
1. Actually in cmos nand pmos devices are in llel and nmos are in series where as in nor reverse,and mobility of electrons is almost three times faster than the holes.so in nor holes has to cross the two channel lengths so they can drive the output little bit late where as in nand electrons has to pass through only one channnel length,so they drive the output to high early.
2. High to Low and low to high times for nand is almost same where as for nor low to high time is greater than the high to low.
3. actually in nor gates because holes drives the output to high in some what high time so to reduce that time manufacturers use to make the pmos in larger size than nmos(only in cmos nor gate),so if we make that pmos larger size it can produce larger number of holes and it can drive the output to high in lesser time .
4. Due to third point nor gates uses some what greater silicon area as compared to nand gates , so the nor gates are somewhat higher cost than that of nor gates.
5. So industry people usually buys so many gates , if they buy nand gates the investment reduces.
Thanks and regards
velpula prakash
if there are any wrongs in my post pls respond to them
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What products have you designed which have entered high volume production?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What is threshold voltage?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Working of a 2-stage OPAMP?
Explain how Verilog is different to normal programming language?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
How about voltage source?
For CMOS logic, give the various techniques you know to minimize power consumption
Explain what is scr (silicon controlled rectifier)?
