Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37827 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / velpula prakash
1. Actually in cmos nand pmos devices are in llel and nmos are in series where as in nor reverse,and mobility of electrons is almost three times faster than the holes.so in nor holes has to cross the two channel lengths so they can drive the output little bit late where as in nand electrons has to pass through only one channnel length,so they drive the output to high early.
2. High to Low and low to high times for nand is almost same where as for nor low to high time is greater than the high to low.
3. actually in nor gates because holes drives the output to high in some what high time so to reduce that time manufacturers use to make the pmos in larger size than nmos(only in cmos nor gate),so if we make that pmos larger size it can produce larger number of holes and it can drive the output to high in lesser time .
4. Due to third point nor gates uses some what greater silicon area as compared to nand gates , so the nor gates are somewhat higher cost than that of nor gates.
5. So industry people usually buys so many gates , if they buy nand gates the investment reduces.
Thanks and regards
velpula prakash
if there are any wrongs in my post pls respond to them
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
What is the function of enhancement mode transistor?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Explain the working of 4-bit Up/down Counter?
Write a program to explain the comparator?
How does a Bandgap Voltage reference work?
What types of high speed CMOS circuits have you designed?
What is the difference between the mealy and moore state machine?
Give the cross-sectional diagram of the cmos.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Explain how MOSFET works?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What products have you designed which have entered high volume production?
What are the different measures that are required to achieve the design for better yield?
Why does the present vlsi circuits use mosfets instead of bjts?
