Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37456 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / velpula prakash
1. Actually in cmos nand pmos devices are in llel and nmos are in series where as in nor reverse,and mobility of electrons is almost three times faster than the holes.so in nor holes has to cross the two channel lengths so they can drive the output little bit late where as in nand electrons has to pass through only one channnel length,so they drive the output to high early.
2. High to Low and low to high times for nand is almost same where as for nor low to high time is greater than the high to low.
3. actually in nor gates because holes drives the output to high in some what high time so to reduce that time manufacturers use to make the pmos in larger size than nmos(only in cmos nor gate),so if we make that pmos larger size it can produce larger number of holes and it can drive the output to high in lesser time .
4. Due to third point nor gates uses some what greater silicon area as compared to nand gates , so the nor gates are somewhat higher cost than that of nor gates.
5. So industry people usually buys so many gates , if they buy nand gates the investment reduces.
Thanks and regards
velpula prakash
if there are any wrongs in my post pls respond to them
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is the difference between synchronous and asynchronous reset?
What is threshold voltage?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Explain how binary number can give a signal or convert into a digital signal?
What are the different design techniques required to create a layout for digital circuits?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What happens if we delay the enabling of Clock signal?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain how logical gates are controlled by Boolean logic?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What are the different measures that are required to achieve the design for better yield?
What is look up table in vlsi?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What are the Advantages and disadvantages of Mealy and Moore?
