Answer Posted / ravi
Yes.
1.Memory processor bus= high speed, short length.
2.I/O bus.
3.Backplane bus= General purpose bus ex PCI
| Is This Answer Correct ? | 7 Yes | 6 No |
Post New Answer View All Answers
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain why is the number of gate inputs to cmos gates usually limited to four?
Differences between Array and Booth Multipliers?
What was your role in the silicon evaluation or product ramp? What tools did you use?
What is the function of tie-high and tie-low cells?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Working of a 2-stage OPAMP?
What types of CMOS memories have you designed? What were their size? Speed?
How can you model a SRAM at RTL Level?
Explain the operation of a 6T-SRAM cell?
Explain how binary number can give a signal or convert into a digital signal?
Insights of a 4bit adder/Sub Circuit?
Draw the SRAM Write Circuitry
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
