Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37841 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / aaditya prakash
CMOS NAND GATE is preferred to CMOS NOR GATE because in Pull Down Network (generally used because of easy comparison with ground potential) is in series configuration offers less Resistance(drain to source. Thus. more current is obtained at the output.
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What is the critical path in a SRAM?
Write a program to explain the comparator?
Tell me how MOSFET works.
What are the different gates where boolean logic are applicable?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain CMOS Inverter transfer characteristics?
Explain about 6-T XOR gate?
Basic Stuff related to Perl?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain the Working of a 2-stage OPAMP?
Explain Cross section of a PMOS transistor?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
