Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37463 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / aaditya prakash
CMOS NAND GATE is preferred to CMOS NOR GATE because in Pull Down Network (generally used because of easy comparison with ground potential) is in series configuration offers less Resistance(drain to source. Thus. more current is obtained at the output.
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
why is the number of gate inputs to CMOS gates usually limited to four?
Tell me how MOSFET works.
Write a VLSI program that implements a toll booth controller?
what is SCR (Silicon Controlled Rectifier)?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What are the different gates where boolean logic are applicable?
Explain the working of Insights of an inverter ?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Mention what are the different gates where Boolean logic are applicable?
What are the changes that are provided to meet design power targets?
Why does the present vlsi circuits use mosfets instead of bjts?
Explain various adders and difference between them?
What are the various regions of operation of mosfet? How are those regions used?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
