Interested to Buy Any Domain ? << Click Here >> for more details...
What r the phenomenon which come into play when the devices
are scaled to the sub-micron lengths?
- 4 Answers
- 8683 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / arpan
Due to scaling, the gate oxide thickness is reduced. due to
which gate oxide leakage current flows. And we know that
increase in leakage current, increases power dissipation
which leads to the damage of a cell.
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
What types of high speed CMOS circuits have you designed?
Working of a 2-stage OPAMP?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Tell me how MOSFET works.
Give the cross-sectional diagram of the cmos.
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What does it mean “the channel is pinched off”?
Draw the SRAM Write Circuitry
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Write a program to explain the comparator?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
what is a sequential circuit?
What are the different measures that are required to achieve the design for better yield?
Explain Cross section of a PMOS transistor?
Explain the Working of a 2-stage OPAMP?
