Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37199 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / arpan
There are many reasons for which NAND is preferred over NOR
but the most technical reason is LOGICAL EFFORT. So, lets
start with what is logical effort.
1. Logical effort :- It is defined as the ratio of the input
capacitance of the gate to the input capacitance of the
inverter, that can deliver the same output current. In other
terms we can say logical effort indicates how worse a gate
is in producing output current as compared to an inverter,
given each input of the gate has input capacitance
equivalent to an inverter. Suppose for a inverter PMOS width
is 2 and NMOS width is 1. So, here Cin = 3
NAND NOR
Cin = (n+2) Cin = (2n+1)
Cin = 4 Cin = 5
Logical Effort (g) = Cin(NAND)/Cin(Inverter)
g= 4/3 g= 5/3
So, from the above logical effort of NOR is greater than
NAND. So, NAND performs better o/p current compare to NOR.
2. In NAND PMOS is connected in parallel whereas in NOR PMOS
is connected in series, which makes the device operation slow.
| Is This Answer Correct ? | 4 Yes | 0 No |
Post New Answer View All Answers
If not into production, how far did you follow the design and why did not you see it into production?
Explain the operation of a 6T-SRAM cell?
What is the difference between synchronous and asynchronous reset?
Write a VLSI program that implements a toll booth controller?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
what is multiplexer?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
How does a Bandgap Voltage reference work?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What are the Advantages and disadvantages of Mealy and Moore?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What are the various regions of operation of mosfet? How are those regions used?
What are the Factors affecting Power Consumption on a chip?
Explain how binary number can give a signal or convert into a digital signal?
