Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is the mealy and moore machine's state diagram that can
detect 3 consecutive heads of 3 coins ?

Answer Posted / sanjeevarao

the mealy ckt out depends on the present state of the input
only where as the moore ckt out depends in the both the
present state and input of the ckt

Is This Answer Correct ?    4 Yes 11 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain Cross section of a PMOS transistor?

1234


Explain the Working of a 2-stage OPAMP?

1198


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

2676


Explain the three regions of operation of a mosfet.

1098


Explain depletion region.

1037


Write a program to explain the comparator?

1158


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1125


If not into production, how far did you follow the design and why did not you see it into production?

2107


What are the different ways in which antenna violation can be prevented?

1127


Implement a 2 I/P and gate using Tran gates?

4011


Explain what is multiplexer?

1084


what is verilog?

1140


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1610


What is the main function of metastability in vsdl?

1070


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1204